Module Implementation and Simulation of Timing Constraint Check Function of I2C Protocol Using Verilog.

Jun-Cheol Lee Tae-Oh Kim Joo-Hyung Chae

Published in: ICEIC (2023)

Keyphrases

network simulator
newly defined
efficient implementation
penalty function
end to end
interprocess communication
neural network
genetic algorithm
low cost
simulation environment