Login / Signup

A Heuristic for Reducing Dynamic Power Dissipation in Clocked Sequential Designs.

Noureddine Chabini
Published in: PATMOS (2007)
Keyphrases
  • low power
  • power reduction
  • power dissipation
  • power consumption
  • nm technology
  • neural network
  • fuzzy logic
  • machine learning
  • pattern recognition
  • digital signal processing
  • flip flops