Login / Signup
8.2 Batteryless Sub-nW Cortex-M0+ processor with dynamic leakage-suppression logic.
Wootaek Lim
Inhee Lee
Dennis Sylvester
David T. Blaauw
Published in:
ISSCC (2015)
Keyphrases
</>
high speed
dynamic environments
artificial intelligence
logic programming
information processing
modal logic
real time
knowledge base
image processing
website
parallel processing
computer architecture
chip design