Login / Signup

A Power-Aware Fault Detection Scheme for 2D Mesh-Based Network-on-Chip Interconnects.

Biswajit Bhowmik
Published in: J. Low Power Electron. (2019)
Keyphrases
  • detection scheme
  • power dissipation
  • network on chip
  • power consumption
  • low power
  • digital signal processing
  • cmos technology
  • routing algorithm
  • finite state machines
  • signal processing
  • real time
  • high speed
  • input output