• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Designing a clock cycle accurate application with high-level synthesis.

Sakari LahtiJarno VanneTimo D. Hämäläinen
Published in: IECON (2016)
Keyphrases
  • high level synthesis
  • computationally efficient
  • power consumption
  • higher order
  • parallel processing