Login / Signup
Chip size estimation for SOC design space exploration.
Hartwig Jeschke
Published in:
J. Syst. Archit. (2007)
Keyphrases
</>
design space exploration
hardware software partitioning
low cost
high speed
artificial intelligence
low power
computer architecture
design process
design issues
design space
machine learning
case study
search algorithm
data processing
computer systems
embedded systems