Login / Signup

A DDS-Driven ADPLL Chirp Synthesizer with Ramp-Interpolating Linearization for FMCW Radar Application in 65nm CMOS.

Liheng LouKai TangZhongyuan FangBo ChenTing GuoZhe LiuYuanjin Zheng
Published in: ISCAS (2018)
Keyphrases
  • user friendly
  • low cost
  • signal processing
  • image processing
  • expert systems
  • high speed