Login / Signup
A mesochronous outfit for Network-on-Chip's interconnects retiming.
Mounir Zid
Rached Tourki
Alberto Scandurra
Carlo Pistritto
Published in:
DTIS (2012)
Keyphrases
</>
network on chip
power dissipation
power consumption
low power
cmos technology
packet switched
digital signal processing
routing algorithm
network simulator
multi processor
input output
finite state machines
design methodology
high speed
sensor networks
low cost