Login / Signup
Low-Latency Preprocessing Architecture for Residue Number System via Flexible Barrett Reduction for Homomorphic Encryption.
Sin-Wei Chiu
Keshab K. Parhi
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2024)
Keyphrases
</>
preprocessing
low latency
real time
highly efficient
database
multi dimensional
high throughput