Login / Signup

A parallel simulated annealing algorithm based on functional feature tree modeling for 3D engineering layout design.

Nan LiJianzhong ChaYiping Lu
Published in: Appl. Soft Comput. (2010)
Keyphrases