Login / Signup
Enabling HW-Based Task Scheduling in Large Multicore Architectures.
Lucas Morais
Carlos Álvarez
Daniel Jiménez-González
Juan Miguel De Haro Ruiz
Guido Araujo
Michael Frank
Alfredo Goldman
Xavier Martorell
Published in:
IEEE Trans. Computers (2024)
Keyphrases
</>
rapid prototyping
memory management
multicore processors
computing environments
neural network
scheduling algorithm
neural architectures
real world
information retrieval
artificial intelligence
database systems
computer systems
grid computing
energy aware
cell processor