Login / Signup
Architectural Design of a Fast Floating-Point Multiplication-Add Fused Unit Using Signed-Digit Addition.
Chichyang Chen
Liang-An Chen
Jih-Ren Cheng
Published in:
DSD (2001)
Keyphrases
</>
floating point
architectural design
fixed point
square root
design decisions
instruction set
software architecture
sparse matrices
interval arithmetic
detailed design
artificial intelligence
general purpose
software development
fine grained
fast fourier transform