Login / Signup

Architectural Design of a Fast Floating-Point Multiplication-Add Fused Unit Using Signed-Digit Addition.

Chichyang ChenLiang-An ChenJih-Ren Cheng
Published in: DSD (2001)
Keyphrases