A hierarchical approach to timing verification in CMOS VLSI design.

H. G. Yang David M. Holburn

Published in: EURO-DAC (1991)

Keyphrases

vlsi design
asynchronous circuits
design methodology
hierarchical structure
high speed
delay insensitive
power consumption
database
genetic algorithm
database systems
low cost
model checking