• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A case for fault tolerance and performance enhancement using chip multi-processors.

Huiyang Zhou
Published in: IEEE Comput. Archit. Lett. (2006)
Keyphrases