Login / Signup
Application of adaptive circuit partitioning algorithm to reduction of interconnections length between elements of VLSI circuit.
Wladyslaw Szczesniak
Published in:
ICECS (2002)
Keyphrases
</>
partitioning algorithm
high speed
vlsi circuits
data mining
gate array
low power
shift register
supervised learning
graph partitioning
power dissipation