Login / Signup
A test processor chip implementing multiple seed, multiple polynomial linear feedback shift register.
Zahari M. Darus
Iftekhar Ahmed
Liakot Ali
Published in:
Asian Test Symposium (1997)
Keyphrases
</>
high speed
neural network
low cost