Login / Signup

A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures.

Arun PalaniappanSamuel Palermo
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2013)
Keyphrases