Login / Signup
An FPGA design for the Two-Band Fast Discrete Hartley Transform.
Lambros Pyrgas
Paris Kitsos
Athanassios N. Skodras
Published in:
ISSPIT (2016)
Keyphrases
</>
hardware design
verilog hdl
hardware architecture
motion estimation
low cost
image reconstruction
field programmable gate array
single chip