The LD-RLS algorithmwith directional forgetting implemented on a vector-like hardware accelerator.

Roman Bartosinski

Published in: ICASSP (2011)

Keyphrases

real time
hardware and software
low cost
digital signal processor
least squares
vector space
computer systems
image processing
embedded systems
computing systems
field programmable gate array
hardware implementation
parallel implementation