Login / Signup

Design and FPGA implementation of iterative decoders for codes on graphs.

Bharathram SivasubramanianWarren J. GrossHarry Leib
Published in: CCECE (2009)
Keyphrases
  • fpga implementation
  • design process
  • hardware implementation
  • case study
  • pattern recognition
  • graph matching
  • graph theory
  • parallel processing
  • power reduction