Login / Signup
A High-Performance Sequential MRU Cache Using Valid-Bit Assistant Search Algorithm.
Hsin-Chuan Chen
Jen-Shiun Chiang
Published in:
J. Circuits Syst. Comput. (2007)
Keyphrases
</>
search algorithm
embedded processors
cache replacement algorithm
test bed
search space
heuristic search
query processing
branch and bound
memory hierarchy
main memory
prefetching
single chip
hash table
high efficiency
access patterns
hit rate
caching scheme