Login / Signup

A High-Performance Sequential MRU Cache Using Valid-Bit Assistant Search Algorithm.

Hsin-Chuan ChenJen-Shiun Chiang
Published in: J. Circuits Syst. Comput. (2007)
Keyphrases