Login / Signup

A High-Performance Stochastic LDPC Decoder Architecture Designed via Correlation Analysis.

Qichen ZhangYun ChenShixian LiXiaoyang ZengKeshab K. Parhi
Published in: IEEE Trans. Circuits Syst. (2020)
Keyphrases