Login / Signup

Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder.

Hossam AmerAb Al-Hadi Ab RahmanIhab AmerChristophe LucarzMarco Mattavelli
Published in: SiPS (2011)
Keyphrases