Login / Signup

Force Rebalance with Multi-bit Sigma-Delta implemented with FPGA for Precision Rate Sensor.

George P. RajeshC. K. DeepthyM. Mary JermilaK. P. RaghunathVishnu N. Aparna
Published in: TENCON (2019)
Keyphrases