Pipeline interleaving design for FIR, IIR, and FFT array processors.

Liang-Gee Chen Yeu-Shen Jehng Tzi-Dar Chiueh

Published in: J. VLSI Signal Process. (1995)

Keyphrases

parallel algorithm
case study
user interface
filter bank
design principles
digital filters