• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Chapter Seven - Power-efficient network-on-chip design by partial topology reconfiguration.

Mehdi ModarressiSeyyed Hossein Seyyedaghaei Rezaei
Published in: Adv. Comput. (2022)
Keyphrases
  • case study
  • real time
  • efficient implementation
  • design methodology
  • high speed
  • power consumption
  • network on chip