Login / Signup
Test-Time Reduction for Power-Aware 3D-SoC.
Sabyasachee Banerjee
Subhashis Majumder
Bhargab B. Bhattacharya
Published in:
VLSI Design (2018)
Keyphrases
</>
power consumption
low power
power reduction
neural network
data mining
genetic algorithm
website
case study
computational complexity
hardware and software
hardware software co design