Login / Signup
A 62mV 0.13μm CMOS standard-cell-based design technique using schmitt-trigger logic.
Niklas Lotze
Yiannos Manoli
Published in:
ISSCC (2011)
Keyphrases
</>
case study
chip design
learning environment
low cost
software architecture
computer aided
multi valued
circuit design
single chip
real time
artificial intelligence
user interface
high speed
building blocks
design process