Login / Signup
Achievable Rates of Hybrid Architectures with Few-Bit ADC Receivers.
Jianhua Mo
Ahmed Alkhateeb
Shadi Abu-Surra
Robert W. Heath Jr.
Published in:
WSA (2016)
Keyphrases
</>
analog to digital converter
neural network
error correcting codes
bit vector
real time
information retrieval
hybrid learning