Login / Signup

Combining module selection and resource sharing for efficient FPGA pipeline synthesis.

Welson SunMichael J. WirthlinStephen Neuendorffer
Published in: FPGA (2006)
Keyphrases
  • resource sharing
  • resource allocation
  • grid systems
  • data mining
  • real time
  • case study
  • computational complexity
  • digital libraries
  • peer to peer
  • computer systems
  • hardware implementation
  • verilog hdl