Login / Signup
Boosting Microprocessor Efficiency: Circuit- and Workload-Aware Assessment of Timing Errors.
Ioannis Tsiokanos
George Papadimitriou
Dimitris Gizopoulos
Georgios Karakonstantis
Published in:
IISWC (2021)
Keyphrases
</>
high speed
circuit design
physical design
learning algorithm
highly efficient
maintenance cost
response time
high efficiency
design methodology
database
wireless sensor networks
linear combination
error propagation
analog circuits