Model for estimating power dissipation along the interconnect length in single on-chip topology.