• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A DSP ASIC design flow based on VHDL and ASIC-emulation.

Jan Andersson
Published in: EURO-DAC (1995)
Keyphrases