Login / Signup
Virtual synaptic interconnect using an asynchronous network-on-chip.
Alexander D. Rast
Shufan Yang
Muhammad Mukaram Khan
Stephen B. Furber
Published in:
IJCNN (2008)
Keyphrases
</>
network on chip
power dissipation
interconnection networks
routing algorithm
high speed
power consumption
multi processor
network simulator
low power
packet switched
fault tolerant
multistage
wireless sensor networks
data transfer
cmos technology
real time
end to end