Login / Signup

Simple Design Formula for Parallel Plate Mode Suppression by Ground Via-Holes in Multi-Layered Packages.

Takeshi YuasaTamotsu NishinoHideyuki Oh-Hashi
Published in: IEICE Trans. Electron. (2005)
Keyphrases