Login / Signup
Low Power Design Techniques for Contactless Chipcards.
Holger Sedlak
Published in:
PATMOS (2000)
Keyphrases
</>
low power
single chip
high speed
low cost
low power consumption
power consumption
vlsi architecture
logic circuits
digital signal processing
power reduction
cmos technology
general purpose
gate array
real time
power dissipation
wireless transmission
high power
mixed signal
image compression