Login / Signup
A highly linear 4-bit DAC with 1 GHz sampling rate implemented in 28 nm FD-SOI process.
Zbigniew Jaworski
Published in:
MIXDES (2017)
Keyphrases
</>
sampling rate
three dimensional
high quality
multiscale
low cost
process model