On Testable Design for CMOS Logic Circuits.

Jon G. Kuhl Sudhakar M. Reddy

Published in: ITC (1983)

Keyphrases

logic circuits
low power
power dissipation
functional decomposition
power consumption
circuit design
case study
single chip
logic synthesis
gate array
low cost
signal processing