A 8-ns Settling Time Fully Integrated LDO with Dynamic Biasing and Bulk Modulation Techniques in 40nm CMOS.

Published in: ISCAS (2020)

Keyphrases