Three-phase magnitude-phased-locked loop using FPGA.

Published in: ICWET (2010)

Keyphrases

induction motor
digital signal
hardware implementation
field programmable gate array
real time image processing
information systems
high speed
hardware architecture
verilog hdl
signal processing
hardware design
fpga implementation
feedback loop
systolic array
dedicated hardware
power consumption
image processing