Login / Signup

On the nature and inadequacies of transport timing delay constructs in VHDL descriptions.

Peter A. WalkerSumit Ghosh
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1997)
Keyphrases