Login / Signup
An α-factor architecture for RS decoder implemented on 90 nm CMOS technology for computer computing applications devices.
N. Mageswari
K. Mahadevan
R. Mohan Kumar
Published in:
Microprocess. Microsystems (2019)
Keyphrases
</>
cmos technology
low power
spl times
power consumption
low voltage
parallel processing
low cost
high speed
computer systems
cmos image sensor
power dissipation
mixed signal
silicon on insulator
real time
flip flops
image sensor
dynamic scenes
embedded systems