Login / Signup
Architecture design of an H.264/AVC decoder for real-time FPGA implementation.
Thomas Warsaw
Marcin Lukowiak
Published in:
ASAP (2006)
Keyphrases
</>
fpga implementation
hardware implementation
real time
field programmable gate array
computational complexity
neural network
image processing
multiscale
video sequences
pattern recognition
bit rate
low complexity
bitstream
macroblock
image processing algorithms