Login / Signup
Spurious-Free Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences.
Khurram Waheed
Robert Bogdan Staszewski
Fikret Dulger
M. S. Ullah
Socrates D. Vamvakos
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2011)
Keyphrases
</>
phase locked loop
user friendly
hidden markov models
multipath
sequential patterns
structured light
multiresolution
decision support system
network traffic
spatial resolution
variable length
error diffusion
data conversion