Login / Signup
Technological hybridization for efficient runtime reconfigurable FPGAs.
Nicolas Bruchon
Lionel Torres
Gilles Sassatelli
Gaston Cambon
Published in:
ISVLSI (2007)
Keyphrases
</>
low cost
hardware implementation
parallel architectures
data sets
neural network
multiscale
general purpose
lightweight
parallel algorithm
field programmable gate array
reconfigurable hardware
databases
genetic algorithm
data structure
parallel processing