An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2).

Timothy Johnson Umesh Nawathe

Published in: ISPD (2007)

Keyphrases

low power
power consumption
data sets
high speed
lightweight
multiscale
evolutionary algorithm
control system
digital images
computationally expensive