Login / Signup
A novel design of a memristor-based look-up table (LUT) for FPGA.
T. Nandha Kumar
Haider A. F. Almurib
Fabrizio Lombardi
Published in:
APCCAS (2014)
Keyphrases
</>
hardware design
design process
verilog hdl
hardware implementation