Login / Signup
Systematic design method for low power, high speed LTPS TFT based CML inverter/buffer.
Ju Young Jeong
Published in:
IEICE Electron. Express (2007)
Keyphrases
</>
low power
high speed
power consumption
low cost
single chip
low power consumption
motion estimation
design methodology
real time
digital signal processing
gate array