Login / Signup

A 0.9pJ/Cycle 8ppm/°C DFLL-Based Wakeup Timer Enabled by a Time-Domain Trimming and An Embedded Temperature Sensing.

Ming DingMinyoung SongEvgenii TiurinStefano TraferroYao-Hong LiuChristian Bachmann
Published in: VLSI Circuits (2020)
Keyphrases