Login / Signup
Fast Sorting on a Linear Array with a Reconfigurable Pipelined Bus System.
Amitava Datta
Robyn A. Owens
Subbiah Soundaralakshmi
Published in:
IPDPS Workshops (2000)
Keyphrases
</>
linear array
high speed
hardware implementation
low cost
processing elements
general purpose
real time
optimal solution
pattern recognition
signal processing
associative memory
field programmable gate array